Abstract-A quasi-two-dimensional stored charge model is developed as an aid to the optimization of SiGe integrated injection logic (I 2 L) circuits. The model is structure-based and partitions the stored charge between the different regions of the I 2 L gate. Both the NpN switching transistor and the PNp load transistor are correctly modeled and the effects of series resistances on the gate operation are taken into account. The model is applied to surface-fed and substrate-fed variants of SiGe I 2 L and the Ge and doping concentrations varied to determine the important tradeoffs in the gate design. At low injector currents, the substrate-fed variant is found to be faster because of lower values of critical depletion capacitances. At high injector currents, the performance of both variants is limited by series resistances, particularly in the NpN emitter layer. The inclusion of 16% Ge in the substrate-fed I 2 L gate leads to a decrease in the dominant stored charge by a factor of more than ten, which suggests that gate delays well below 100 ps should be achievable in SiGe I 2 L even at a geometry of 3 m. The model is applied to a realistic, self-aligned structure and a delay of 34 ps is predicted. It is expected that this performance can be improved with a fully optimized, scaled structure.
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IGH-performance bipolar logic circuits are usually realized using emitter coupled logic (ECL) but that technology features relatively low packing density and high power dissipation. Integrated injection logic or I L [1] , [2] is a low power bipolar technology suitable for VLSI which traditionally has suffered from a relatively poor dynamic performance. The minimum gate delay of Si I L [3] is primarily determined by stored charge in parasitic diodes associated with the extrinsic base regions of the I L gate. Self-aligned collector-base structures have been reported [4] which minimize the area of these parasitic diodes and deliver a gate delay of 0.8 ns for a layout geometry of 2.5 m and a fan-out of 3. Other parasitics that can influence the gate delay are series resistance effects in the base and charge storage in the intrinsic base of the pnp transistor.
Recently there has been renewed interest in I L, motivated by the impressive performance reported for SiGe heterojunction bipolar transistors. In the context of I L, SiGe technology offers the prospect of using bandgap engineering to minimize the stored charge in the parasitic diodes associated with the I L gate. Modeling of SiGe I L has been reported recently [5] , [6] but with considerable compromise in the treatment of the pnp load structure and hence the omission of important parasitic elements in the models. The work of Mazhari et al. [5] represented the load as a current source, implemented by a voltage source and resistor, whereas Karlsteen et al. [6] represented the load with an ideal current source. These approximations therefore preclude consideration of the charge storage associated with the load and also predict incorrectly the current delivered by the load; the latter because the load transistor is either in the active or saturated regime, depending on the prevailing logic condition. Moreover, these approaches do not consider the inherent tradeoffs in the design of the merged n-p-n/p-n-p devices, which place severe constraints on the relative doping levels of the semiconductor regions and the Ge concentration of the n-p-n base layer, as outlined in Section II. Furthermore the work presented in [5] only considers the intrinsic gate delay of circuits which, although being a key part in the total delay, neglects components of capacitance and lateral series 'access' resistances.
The approach used here is based on the model of Hendrickson and Huang [7] and involves dividing the structure into discrete regions for each of which the charge injection conditions can be calculated. Thus the stored charge can be ascertained throughout the structure and for a given injector current, the propagation delay of the inverter can be calculated. The model is extended from that described in [7] in that junction voltages are calculated for a given injector current and load gate. Thus all terminal currents are known and a quasi-two-dimensional approach is then employed to calculate terminal voltages using simple spreading resistances calculated from the semiconductor layer parameters, assuming the depletion approximation. The model is therefore quasitwo-dimensional. We have chosen to apply the model to three specific SiGe I L designs, one a conventional surface-fed approach, the second substrate-fed [8] and the third a variant which is specifically optimized for SiGe I L and features a high degree of self-alignment. The latter serves to demonstrate the flexibility of the method and also predicts a gate delay of 34 ps. Thus the use of heterojunctions can add high speed to the other well known advantages of I L technology, namely high packing density, low voltage and low power dissipation.
II. I L GATE DESIGN
A schematic diagram of an I L inverter is shown in Fig. 1 . We are concerned here with two forms of I L: substrate fed logic (SF-I L) and conventional surface fed logic (C-I L) of which the simplified cross sections are shown in Figs. 2 and 3. These structures have been designed to be consistent with the epitaxial base and collector processes that are needed for a SiGe technology. The original conventional surface fed I L circuits reported in [1] , [2] featured a lateral P-N-P injector transistor which was inefficient in delivering the base current for the vertical switching transistor. The lateral P-N-P also led to the poor dynamic performance of the original C-I L circuits as a result of excessive charge storage in the vicinity of the emitter of the switching transistor which is merged with the base of the injector transistor. The SiGe version of C-I L shown in Fig. 3 has a vertical P-N-p (uppercase denotes Si, lower-case SiGe), which has the potential to overcome the problem of poor dynamic performance because the heterojunction can limit the hole injection back into the base of the P-N-p injector transistor and also into the Nsubstrate. The SiGe collector of the injector transistor is merged with the base of the N-p-N switching transistor and the N-substrate forms the emitter of the switching transistor. In the SF-I L variant [8] , shown in Fig. 2 , the emitter of the injector transistor is assigned to the substrate, thereby ensuring an efficient supply of base current for the switching transistor. Clearly, the substrate fed version has higher packing density and inherently lower capacitance than the surface fed, but at the expense of more complex device design tradeoffs.
The inherent advantages of the designs shown in Figs. 2 and 3 are firstly that the heterojunction emitter/base structure of the N-p-N switching transistor produces high for improved dynamic fan-out. Secondly the heterojunction collector/base structure for the injector transistor reduces hole injection into the base of the injector (also the emitter of the switch in SF-I L) reducing charge storage in that region. Thirdly modern low temperature growth techniques (MBE or LPCVD) ensure excellent control of epitaxial layer thicknesses. This is especially important for the SF-I L N-p-N emitter layer which has a strong influence on dynamic performance and was a major drawback of the original technology. Finally, epitaxial SiGe bases are more readily scalable, which is an important advantage over Si I L.
A. Design Constraints
An analytical model of the I L inverter has been presented by Klaassen [9] which allows the conditions for achieving inverter action to be defined. Referring to Fig. 1 , physically, the requirement is that the merged P-N-p (injector) and N-p-N (switch) transistors should be designed such that the voltage associated with a logic 1 on the base of the N-p-N should be sufficiently lower than the power rail voltage, , so that the P-N-p injector is able to supply sufficient current, that is to say, the P-N-p must not totally saturate. There is also a limit to the "upward" gain, , of the N-p-N switch transistor. These two conditions can be summarized as (1) (2) where is the Gummel-Poon forward saturation current, the subscripts "N" and "P" refer to the N-p-N and P-N-p devices respectively and (3) where electronic charge; emitter-base junction area; diffusion coefficient of minority carriers in the base; intrinsic carrier concentration, dependent on both the Ge concentration and band-gap narrowing in the heavily doped base; base width; doping concentration of the base, which is assumed constant. Referring to (3), we now list the important design tradeoffs associated with the ratio of which figures in (1) and (2). 1) Increasing the Ge concentration increases due to a reduction in bandgap and has the added advantage of deferring the high injection condition in the base of the N-p-N switching transistor to a higher bias value. However the excess charge storage in the base of the N-p-N switching transistor is increased which affects the dynamic performance.
2) Reducing the SiGe doping causes a net increase in , as the band gap narrowing and other dependencies are weaker, in (3) than that of . Reducing however has the adverse effects of increasing the series resistance and charge storage in the base of the N-p-N switching transistor as well as reducing the bias level for the onset of high injection.
3) Increasing (P-N-basewidth) directly decreases but also adversely increases the charge storage in the injector base. A larger has the advantage of reducing the series resistance in the base of the P-N-p and also, for the SF variant, in the emitter of the N-p-N device. This is an important advantage, as the current is this layer will be high with a logic 1 at the input. 4) Increasing the injector base doping reduces which decreases series resistance and increases the bias level for the onset of high level injection. There is also a disadvantage for the SF-I L variant, as it also increases the base-emitter capacitance for the switching transistor which limits switching speeds. These important design tradeoffs place severe constraints on the Ge concentration and doping levels but are vital to take into account in a realistic appraisal of I L. In particular, spreading resistance, especially in the N-p-N emitter layer can prevent inverter action [10] . Further comment is deferred to the discussion in Section V.
III. THE CHARGE CONTROL MODEL
In this section and the associated appendix, we describe the model which allows calculation of the average time to switch charge between two logic levels, as a function of injector current. The device is divided into discrete charge storage regions associated with quasineutral and depleted regions. The detailed expressions for the charge storage in each region considered are presented in the appendix and can be understood by referring to the list of symbols and the regional definitions in Figs. 2 and 3 . The principle is demonstrated by consideration of the following two equations which describe the switched (free) charge associated with a quasi-neutral region bounded by injecting and collecting junctions: (4) and that for the switched charge associated with a depletion region (5) where electronic charge; area; intrinsic carrier concentration of the semiconductor; doping concentration of the region; thickness of the epitaxial layer (or the diffusion length if necessary); applied junction voltage; built-in junction voltage; thermal voltage. The voltage terms in expressions (4) and (5) account for the difference in junction voltage at logic "1" and logic "0" and are defined as: (6) (7) where the subscripts "1" and "0" relate to high and low logic conditions respectively. The average time to switch between the two logic levels as a function of injector current is found from (8) Also included in the model are the spreading resistances of each region which when combined with the Ebers-Moll models can be used to calculate the terminal voltages as follows.
The operating conditions , for a given injector current, are determined by the following iterative procedure. First, the common emitter and common base current gains and the spreading resistances of the different layers, are calculated from the doping levels and thicknesses of the various regions, ignoring depletion regions. Both reverse injection and neutral base recombination are considered as mechanisms for base current. Doping dependent diffusion coefficients and band-gap narrowing are taken into account using the empirical expressions included in [11] and [12] . The effect of Ge concentration on the intrinsic carrier concentration is taken from [13] . Junction voltages and currents are then calculated using the Ebers-Moll transport model to give the emitter-base voltage of the switch transistor, as (9) and the base-collector voltage of the injector transistor as: (10) Referring to Fig. 2 , the emitter current for the injector transistor of the SF-I L version only is (11) The factor " " in (11) is an estimate of the fraction of the emitter current that is collected in the base of the switch transistor. The collector currents of the N-p-N switch transistor of the gate under consideration and the P-N-p injector transistor of the following inverter are equal , and so we can write
The active value for is used in (12) because the injector transistor of the loading gate is unsaturated with a logic zero on the output of the test gate. We can also write (13) Now, recognising that , (9) and (10) are equated and rearranged to allow calculation of of the first inverter and hence can be found. The junction voltage can also be found from the appropriate equation of the form of (10). All currents can thus be determined in the "intrinsic" inverter and hence the voltage drop across the switch emitter layer with series resistance, , can be calculated as for the SF-I L structure (14a) for the C-I L structure (14b)
Similarly the voltage drop across the collector series resistance, , can be calculated using the following expressions:
This enables the terminal voltages to be found. These values for terminal voltage are then used to give "worst case" estimates of depletion region widths and dependent parameters and the terminal voltages are re-calculated using adjusted values of quasineutral regions. Finally the various charge components are calculated using (A1)-(A13) or (A14)-(A28) and the propagation delay , for the inverter switching between the two logic levels, for a given injector current is calculated from (8) .
The injector rail voltage can be calculated from
where is the series resistance associated with the emitter of the injector transistor. The value of injector voltage obtained from (16) allows the calculation of the average power dissipation. 
IV. RESULTS

A. Validation of the Modeling Technique
The self-aligned Si I L structure of Tang et al. [4] was implemented in the model to provide experimental validation of the analysis method. Average values for impurity levels of diffused regions were used, deduced from the sheet resistance values given and taking into account doping dependence of mobility based on the average values. The reported, measured values for transistor current gains were used. The results are shown in Fig. 4 and despite the approximations made, very good agreement is obtained between the experimental data points and the simulated switching time, which provides confidence in the modeling technique used here for predictive simulations. It is worth noting that the assumption of constant, average doping concentration is more appropriate for the case of the epitaxial SiGe structures considered next.
B. SiGe I L Simulations
There are two aspects of I L operation that must be considered; firstly the fact that dimensions and doping concentrations should satisfy the conditions for inverting action, and secondly, within those restrictions, that the relative parameters should be optimized to obtain the best possible transient performance. The parameters needed to satisfy the inverting action conditions were determined by two-dimensional (2-D) simulation (MEDICI) from which the SPICE dc model parameters were extracted. The results of this process [10] identified the importance of minimizing spreading resistance, particularly in the switch emitter, in addition to the requirements set by (2) and (3). The material parameters that are required to allow inverting action are given in Table I . Using the doping concentrations in Table I it was found that a 16% mole fraction of Ge was required to ensure inverting action. The values for switch emitter doping concentrations, and , need to be high in order to reduce spreading resistances.
Using these preliminary results the charge storage model can be utilized to determine the switching delay time, the power- delay characteristics and to identify which charge storage region limits performance. We present results for 2.5 m design rules, unless otherwise stated, in order to allow easy comparison with the literature. Fig. 5 shows the magnitude of the charge components as a function of injector current, , for each structure using the parameters in Table I . It can be seen that in both substrate fed [ Fig. 5(a) ] and surface fed [ Fig. 5(b) ] variants the most significant elements of charge are those associated with the depletion regions (the terms). To reduce these charge elements the structural dimensions and/or the doping concentrations of these regions have to be reduced. Unfortunately this latter modification will cause an increase in critical series resistances in the associated regions and as a result there is tradeoff between depletion capacitance and series resistance, as will be discussed later.
The effect of introducing SiGe into the base of the switch transistor is illustrated using the specific example of the two largest excess charge terms in the substrate fed structure, namely (holes stored in the switch emitter) and (electrons stored in the switch base). The results are shown in Fig. 6 . Stored hole charge in the switch emitter (1Q hB ) and stored electron charge in the switch base (1Q eB ) as a function of injection current for substrate-fed integrated injection logic gates (SF-I 2 L) with 0% Ge and 16% Ge. Fig. 6 for a SiGe (16% Ge) base and a pure Si base (0% Ge). It is observed that the inclusion of SiGe (16% Ge) in the base of the switch transistor effectively reduces, for a given current level, the reverse injection of holes from the base to the emitter by more than an order of magnitude by virtue of the heterojunction action. A disadvantage of introducing SiGe is the increase in electron storage in the switch base due to the increase in intrinsic carrier concentration in the reduced bandgap SiGe base. The benefits of SiGe clearly overcome the disadvantages in a structure with adequate dimensions, as the increase in electron storage in the base is little more than a factor of three. The difference in size, doping levels and spreading resistances between the two structures explains the fact that this stored electron charge is greater in the C-I L than in the SF-I L. These results imply that a properly optimized SiGe I L technology could potentially deliver a switching time that was more than ten times faster than its Si equivalent. The switching delay times, power delay product and intrinsic and terminal voltage (logic) levels can be seen in Figs. 7-9 , respectively. The linear nature of the delay time curve observed in Fig. 7 confirms that the switching at these injection current levels is limited by depletion charge. The power delay-product of SF-I L can be seen, in Fig. 8 , to be approximately a factor of three lower than that of C-I L which is consistent with the switching delay times shown in Fig. 7 . The predicted logic levels of the substrate fed version are shown as a function of injection current in Fig. 9 . The terminal voltage levels can be seen to depart from the intrinsic potentials at higher injection currents due to parasitic potential drops across the series resistances. The most important component of series resistance is that associated with the N epitaxial layer that forms the emitter of the switch (NpN) and the base of the injector (PNp). The magnitude of this access resistance causes debiasing of the NpN transistor at high current levels which eventually prohibits circuit action. The cessation of circuit functionality can be seen in this case to occur at an injection current of 1 mA. Fig. 9 . Predicted logic level as a function of injection current for the substrate-fed (SF-I 2 L) integrated injection logic gate. Also shown are the intrinsic logic levels which are the logic levels at the terminals of the intrinsic device (i.e. logic levels in the absence of series resistances). Fig. 10 . Calculated switching time as a function of injection current for a substrate-fed (SF-I 2 L) and a surface-fed (C-I 2 L) integrated injection logic gate designed with a gate design rule of 1 um. Also shown for comparison are the gates that were designed with a design rule of 2.5 um.
V. DISCUSSION
The results in Figs. 5-9 indicate that a number of tradeoffs are involved in the design of SiGe I L gates. We will begin by considering the tradeoffs at low injection currents where the charges in the depletion regions dominate the gate behavior. It is clear that to improve the switching time at low injection currents, the dominant depletion charge should be reduced. For the SF-I L structure, the switch collector doping consideration should be decreased until the switch collector/base depletion charge is lower than the switch emitter/base depletion charge [ Fig. 5(a) ]. It is not possible to reduce the switch emitter doping in order to reduce , because of limitations imposed by series resistance in the switch emitter. For the C-I L structure in Fig. 5(b) , the charges that need to be minimized are the charge in the injector collector/base depletion region and in the switch collector/base depletion region, . This can be achieved by reducing the doping in the collectors of the injector and switch transistors. In the case of the former, there is a tradeoff with series resistance, because the collector of the injector transistor is also the base of the switch transistor. Once again, it is not desirable to reduce the switch emitter doping concentration due to limitations imposed by series resistance.
The above considerations suggest that, at low injection currents the direct benefits of SiGe are marginal due to the dominance of the depletion charge. A small benefit is obtained, which is mainly due to the decreased charge in the switch emitter/base and collector/base depletion regions. At low injection currents, the most effective way of reducing the propagation delay is to reduce the area of the depletion regions, either by reducing the gate geometry or by employing selfaligned fabrication schemes to reduce the extrinsic areas of the gate. In scaling the device geometry, SiGe is likely to be of indirect benefit, since the increased gain of the SiGe switch transistor would allow scaling to smaller geometries than could be achieved using a pure Si I L technology. Fig. 10 illustrates the effects of scaling the gate geometry on the switching (Fig. 2) . As a result, the critical depletion capacitors in the SF-I L gate are smaller than those in the C-I L gate. Even further benefits would be obtained if self-aligned fabrication schemes were used to reduce depletion charge and eliminate the excess charge associated with the extrinsic base rails [4] . Such a strategy has achieved a switching time of 290 ps in a pure Si I L gate [14] at a gate geometry of 3 m and one for SiGe I L is presented in the next section.
VI. A SELF-ALIGNED SiGe I L TECHNOLOGY
We have seen that the biggest benefits of SiGe are to be found at high injection currents where the stored charges and dominate the switching time. Minority carrier stored charge increases with injection current (Fig. 5) and hence dominates the gate switching time at the high speed end of the speed-power characteristic. Another factor which has to be taken into account in this region of operation is series resistances, which limit the achievable switching speeds. A careful optimization of the gate layout and architecture is needed to optimize the switching speed, and this is addressed in the structure of Fig. 11 . The structure features a selfaligned SiGe HBT which minimizes the area of the extrinsic base rails, and a lateral pnp injector for compatibility with mainstream SiGe technology. Series resistances are minimized by including an n buried layer with a sheet resistance of 20 sq. and a p polysilicon extrinsic base which is silicided with a sheet resistance of 2 /sq. The charge components from application of the stored charge model are shown in Fig. 12 and delay characteristic in Fig. 13 , where a maximum delay of 34 ps is predicted using 1.4 micron design rules. In calculating these curves, a Ge concentration of 16% was used and base, emitter and collector doping concentrations of 4 10 cm 3 10 cm and 1 10 cm respectively. Optimum performance at the highest achievable current level was achieved by ensuring that the depletion and stored charge components in the vicinity of the NpN base are equal. The predicted gate delay of 34 ps is 8.5 times lower than the reported experimental value of 290 ps for 3 micron pure Si I L gates [14] , which clearly demonstrates the potential of SiGe I L. In addition, there is undoubtedly scope for improving on the gate delay by scaling the device geometry and further optimising the gate layout.
VII. CONCLUSION
The paper has presented a modified charge storage model for use in the investigation and design of SiGe I L gates, taking account of the detailed architecture of the gate. The modified charge storage model allows identification of the dominant charge storage regions in the I L gate and represents a powerful aid in optimization. The model is structure-based, includes both switch and load devices and allows for appropriate loading of input and output of a given inverter. The importance of d.c. design constraints has been emphasised so that realistic values for parameters are used. Furthermore, the effects of series resistances which preclude operation to higher injector currents, is inherent in the model and is shown to be a very important aspect of I L gate design.
At low injector currents, the use of SiGe has been shown to offer only marginal benefits, since the switching speed is dominated by depletion region charge. The most important advantage of SiGe at these current levels is likely to be improved scalability of I L technology. At high injector currents, where the switching speed is dominated by stored minority carrier charge, the use of SiGe in I L technology has been shown to have important benefits. A reduction by a factor of more than ten in the stored charge is obtained when 16% Ge is incorporated into the base of the npn switch resistor. The model has been applied to a self-aligned structure which is specifically optimized for SiGe I L and a switching speed of 34 ps is predicted even at a geometry of 1.4 micron. This delay will be further reduced with a fully optimized, scaled design.
APPENDIX CHARGE STORAGE EQUATIONS
Following the approach in [7] , one-dimensional (1-D) expressions can be written for the excess stored charge switched between the two logic levels set by the injector current, in each of the individual regions. Reference should be made to the list of symbols and the regional definitions in Figs. 2 and 3 .
SUBSTRATE FED I L 1) Electron charge stored in the substrate (injector emitter)
which consists of excess electrons in the injector emitter. Physically, this implies that for a larger switch emitter doping concentration that the junction is "collecting" and for a smaller switch emitter doping concentration that the junction is "reflecting."
